|
||||||||||||||||||||||
|
![]() In a typical design sequence, the trial and error process is central to error amplifier design utilizing only a standard analyzer. (See Figure 1.) This process is inherently slow as it requires design, build — then redesign, rebuild, etc. The trial and error loop can delay the design sequence for days or even weeks. ![]() Figure 1. Error amp design utilizing a typical analyzer. The trial and error method (above) is inefficient for even simple designs. It uses more resources, more development time, more engineering staff, more budget — yet often results in finding only an “acceptable” error amp for the system. Designers often must settle for ”best attainable” within a given time and budget. But now, the good news: THE VENABLE MODEL 350 ELIMINATES THE TRIAL AND ERROR DESIGN As Figure 2 illustrates, the trial and error loop is eliminated when utilizing the Venable Model 350 Frequency Response Analysis System. (See Products page.) Specify the desired result, and the system automatically works backwards and synthesizes the most stable, optimum error amplifier for the job! ![]() Figure 2. Error amp design sequence with the Venable Model 350 Frequency Response Analysis System. By eliminating the trial and error method and the excessive resource requirements noted, the Venable 350 system reduces the requirement for high-experienced designers and speeds the design process. Specify a result, and the Model 350 system always defines the compensation to meet it exactly. Venable results are optimum, not marginal ..or barely acceptable. In addition, the Venable 350 provides exact component values or nearest standard values using the industry-standard K-factor for tabilization. It provides Bode plots, tests the complete system, and compares it to the predicted Bode plots. Related design data stored by the system is displayed on request. For further information on the Venable Model 350, please see our Model 350 Product page. |
|||||||||||||||||||||
|
© Copyright Venable Corporation 2002 |
||||||||||||||||||||||